## **CLAIMS**

What is claimed is:

1	A method for fabricating a memory device, the method comprising the steps
2	y) / of:
3	(a) providing a portion of a dual gate oxide in a periphery area of the memory
4	device;
5	(b) simultaneously providing a dual gate oxide in a core area of the memory
6	device and completing the dual gate oxide in the periphery area; and
7	(c) providing anitridation process in both the core area and periphery area of the
[	memory device subsequent to steps (a) and (b).
hd -	
<u>                                     </u>	2. The method of claim 1 further comprising:
<u>_</u> 2	(d) depositing a layer of type-1 polysilicon in both the core area and periphery
<u>П</u> 3	area of the memory device;
	(e) depositing a layer of oxide nitride oxide over the layer of type-1 polysilicon;
<b>⊭</b> 5	and
6	(f) removing the layer of oxide nitride oxide and a portion of the layer of type-1
7	polysilicon from the periphery area of the memory device.
1	3. The method of claim 2 wherein step (f) further includes removing
2	approximately half the layer of type-1 polysilicon from the periphery area of the memory
3	device.

1	4. The method of claim 3 further comprising:
2	(g) depositing a layer of type-2 polysilicon in both the core and periphery areas of
3	the memory area.
1	5. A flash memory device, comprising;
2	a core area having a plurality of memory transistors comprising an oxide layer, a first
3	poly layer, an interpoly dielectric layer, and a second poly layer; and
4	a periphery area having a plyrality of transistors comprising an oxide layer, a portion
5 DAGE 1 VO DAGE 1 2	6. The flash memory device of claim 5 wherein the interpoly dielectric layer comprises oxide nitride oxide.  7. The flash memory device of claim 6 wherein the portion of the first poly layer in the periphery area comprises one half the first poly layer in the core area.  8. The flash memory device of claim 7 wherein the first poly layer comprises a type-1 polysilieon.
1	9. The flash memory device of claim 8 wherein the second poly layer comprises
2	a type-2 polysilicon.
1	SUB 10. A method for fabricating a memory device, the method comprising the steps

2	or:/
3	(a) providing a portion of a dual gate oxide in a periphery area of the memory
4	device;
5	(b) simultaneously providing a dual gate oxide in a core area of the memory
6	device and completing the dual gate oxide in the periphery area;
7	(c) providing a nitridation process in both the core area and periphery area of the
8	memory device subsequent to steps (a) and (b);
9	(d) depositing a layer of type-1 polysilicon in both the core area and periphery
10	area of the memory device;
] ] 1 ] ] 2	(e) depositing a layer of oxide nitride oxide over the layer of type-1 polysilicon;
12 1	and
13	(f) removing the layer of oxide nitride oxide and a portion of the layer of type-1
- 14	polysilicon from the periphery area of the memory device.
] [] [] <del>[]</del> 2	11. The method of claim 10 wherein step (f) further includes removing
<u></u> 2	approximately half the layer of type-1 polysilicon from the periphery area of the memory
3	device.
1	12. The method of claim 11 further comprising:
2	(g) depositing a layer of type-2 polysilicon in both the core and periphery areas of
3	the memory area.